

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
10/707,323 12/05/2003		Kenneth J. Goodnow	BUR920020125US1	1322	
21918	7590 03/27/2006		EXAMINER		
	ACHLIN MARTIN PL	DOAN, NGHIA M			
199 MAIN S P O BOX 19		ART UNIT	PAPER NUMBER		
BURLINGT	ON, VT 05402-0190	2825			
			DATE MAILED: 03/27/2006		

Please find below and/or attached an Office communication concerning this application or proceeding.

D	Y
1	J

	Applicati	ion No.	Applicant(s)				
	10/707,3		GOODNOW ET AL.				
Office Action Summary	`		Art Unit				
	Nghia M.		2825				
The MAILING DATE of this comn							
Period for Reply			·				
A SHORTENED STATUTORY PERIOR WHICHEVER IS LONGER, FROM THE - Extensions of time may be available under the provis after SIX (6) MONTHS from the mailing date of this of - If NO period for reply is specified above, the maximu - Failure to reply within the set or extended period for a Any reply received by the Office later than three mon earned patent term adjustment. See 37 CFR 1.704(I	E MAILING DATE OF The sions of 37 CFR 1.136(a). In no excommunication. In statutory period will apply and was reply will, by statute, cause the applicates after the mailing date of this content.	HIS COMMUNICATION vent, however, may a reply be time will expire SIX (6) MONTHS from plication to become ABANDONE	N. mely filed the mailing date of this communication. ED (35 U.S.C. § 133).				
Status							
1) Responsive to communication(s)	filed on <u>25 January 200</u>	<u>26</u> .	-				
2a) This action is FINAL.	This action is <b>FINAL</b> . 2b)⊠ This action is non-final.						
• • •	☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the pra	actice under <i>Ex parte Q</i>	<i>uayle</i> , 1935 C.D. 11, 4	53 O.G. 213.				
Disposition of Claims							
4) Claim(s) 9-28 is/are pending in the	4)⊠ Claim(s) <u>9-28</u> is/are pending in the application.						
4a) Of the above claim(s) i	4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>9-13, 16-19, 22-26, and 28</u> is/are rejected.							
7)⊠ Claim(s) <u>14-15, 20-21, and 27</u> is/	are objected to.						
8) Claim(s) are subject to res	striction and/or election	requirement.					
Application Papers							
9) The specification is objected to by	y the Examiner.						
10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11) The oath or declaration is objecte	ed to by the Examiner. N	ote the attached Office	e Action or form PTO-152.				
Priority under 35 U.S.C. § 119							
a) ☐ All b) ☐ Some * c) ☐ None o	• .	nder 35 U.S.C. § 119(a	a)-(d) or (f).				
1. Certified copies of the priority documents have been received.							
2. Certified copies of the prio	rity documents have been	en received in Applicat	tion No				
3. Copies of the certified cop	ies of the priority docum	ents have been receiv	ed in this National Stage				
application from the Intern	•	• //					
* See the attached detailed Office a	ction for a list of the cert	tified copies not receive	ed.				
Attachment(s)		A) D lateauteur Communication	. (DTO 442)				
<ol> <li>Notice of References Cited (PTO-892)</li> <li>Notice of Draftsperson's Patent Drawing Revie</li> </ol>	ew (PTO-948)	4) Interview Summan Paper No(s)/Mail D	, ,				
3) Information Disclosure Statement(s) (PTO-144 Paper No(s)/Mail Date	·	processing the state of the sta	Patent Application (PTO-152)				

#### **DETAILED ACTION**

1. Responsive to communication application 10/707,323 filed on 12/05/2003 and Applicant's argument filed on 01/26/2006, claims 9-28 are pending.

Claims 25-27 have been amended.

The claim Objection is obviated.

2. Applicant's arguments, see page 6, Applicant indicate the limitation "the step of disabling", which is supported by the application specification, with respect to claims 15 and 21 have been fully considered and are persuasive. The Claims Rejection under 35 U.S.C 112, first paragraph in the last Office Action has been withdrawn.

# Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 9-13, 16-19, 22-26, and 28 are rejected under 35 U.S.C. 103(a) as being unpatentable over Schiefele et al. (Schiefele) (US 6,526,559).
- 5. With respective to claims 9, 16, and 23, Schiefele teaches a method and system for creating circuit redundancy in programmable logic device (abstract and col. 1, II. 16-27), comprising the steps of:

(as per claims 9, 16, and 23) (means for) creating an integrated circuit design description using a hardware designed language (HDL) (col. 13, ll. 44-48);

Application/Control Number: 10/707,323

Art Unit: 2825

(as per claims 9, 16, and 23) (means for) adding a fault tolerant operator (virtual redundancy) to the particular logic functions in said integrated circuit design description (col. 1, II. 14-15 and col. 13, II. 49-67);

(as per claims 16 and 23) (means for) synthesizing (compiling) said integrated circuit design description after said means for adding step (figure 18, steps [260-280]), col. 13, ll. 49-67, and col. 14, ll. 12-32); and

(as per claims 9, 16, and 23) (means for) building redundant copies for the particular logic function having a fault tolerant operator (virtual redundancy) (col. 5, II. 32-50, col. 6, II. 15-43, col. 12, II. 12-20, and col. 14, II. 12-32).

Schiefele creating an integrated circuit description using an HDL, but Schiefele does not specifically indicated that using an HDL at the Register-transfer level (RTL). However, a circuit description using an HDL at the register transfer level is well-known in the art.

- 6. With respective to claims 10, 22 and 28, Schiefele teaches all the limitations of set forth claims, wherein said integrated; circuit design description in said creating step is for a FPGA (Abstract and col. 1, II. 7-45).
- 7. With respective to claims 11, 17, and 24, Schiefele teaches all the limitations of set forth claims, wherein said building step includes building at least three physical copies of each logic function having a fault tolerant operator (col. 10, II. 37-49 and col. 11, II. 24-27).

- 8. With respective to claims 12, 18 and 25, Schiefele teaches all the limitations of set forth claims, further comprising the step of determining which of said at least three physical copies is faulty (col. 4, II. 59-67 and col. 5, II. 1-12).
- 9. With respective to claims 13, 19, and 26, Schiefele teaches all the limitations of set forth claims, wherein said step of determining includes using a majority voter (col. 1, II. 35-38, col. 4, II. 11-12, col. 9, II. 56-67, and col. 10, II. 63-65).

## Allowable Subject Matter

- 10. Claims 14-15, 20-21 and 27 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 11. The following is a statement of reasons for the indication of allowable subject matter: the prior of made record does not teach or fairly suggest the method of building faulty tolerant logic function in an integrated circuit comprising the inventive step of (as per claims 14, 20 and 27) receiving at said majority voter an output value from each of said at least three physical copies of each logic function, wherein for any minority output value at said majority voter, said respective copy is deemed faulty; and (as per claims 15 and 21) disabling any of said at least three physical copies that are faulty.

## Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Nghia M. Doan whose telephone number is 571-272-5973. The examiner can normally be reached on 8:30-5:30.

**Art Unit: 2825** 

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jack Chiang can be reached on 571-272-7483. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Nghia M. Doan Patent Examiner AU 2825 NMD

PRIMARY EX TOTAL